DAC 2010 ANAHEIM JUNE 13-18
Follow Us

DAC Archive

Combating Non-Idealities in Static Timing Analysis
TUESDAY - July 28, 10:30am - 12:00pm / Room: 123

High-Performance Platforms: Advances in System-Level Exploration and Optimization
TUESDAY - July 28, 10:30am - 12:00pm / Room: 130

Novel Design and Verification Methodologies
TUESDAY - July 28, 10:30am - 12:00pm / Room: 125

Design and Optimization of Nanocircuits
TUESDAY - July 28, 10:30am - 12:00pm / Room: 124

Statistical Methods in Static Timing Analysis
TUESDAY - July 28, 2:00pm - 4:00pm / Room: 123

Profiling,Test and Debug of Embedded Systems
TUESDAY - July 28, 2:00pm - 4:00pm / Room: 130

Low-Power Design and Analysis Techniques
TUESDAY - July 28, 2:00pm - 4:00pm / Room: 125

Design Integrity Challenges
TUESDAY - July 28, 2:00pm - 4:00pm / Room: 124

Timing Simulation: Optimized Embedded Software and MPSOCs
TUESDAY - July 28, 4:30pm - 6:00pm / Room: 123

Advances in Embedded System Modeling and Optimization
TUESDAY - July 28, 4:30pm - 6:00pm / Room: 130

Interconnect Optimization for Emerging Technologies
TUESDAY - July 28, 4:30pm - 6:00pm / Room: 125

Design Flexibility: Bend It, Shape It, Anyway You Want It!
TUESDAY - July 28, 4:30pm - 6:00pm / Room: 124

Routing: From Chip to Package
WEDNESDAY - July 29, 9:00am - 11:00am / Room: 123

Speed Path Identification and Silicon Debug
WEDNESDAY - July 29, 9:00am - 11:00am / Room: 130

Analog/RF Simulation and Statistical Modeling
WEDNESDAY - July 29, 9:00am - 11:00am / Room: 125

Recent Advances in Timing, ECO and Logic Optimization
WEDNESDAY - July 29, 9:00am - 11:00am / Room: 124

Advances in Physical Synthesis
WEDNESDAY - July 29, 2:00pm - 4:00pm / Room: 123

Jumping the High-Level Verification Hurdle
WEDNESDAY - July 29, 2:00pm - 4:00pm / Room: 130

Thermal Optimization
WEDNESDAY - July 29, 2:00pm - 4:00pm / Room: 125

Novel Techniques to Minimize Circuit Failure
WEDNESDAY - July 29, 2:00pm - 4:00pm / Room: 124

Layout-Based Variability Modeling and Optimization
WEDNESDAY - July 29, 4:30pm - 6:00pm / Room: 123

Advances in Core Verification Techniques
WEDNESDAY - July 29, 4:30pm - 6:00pm / Room: 130

Future Interconnect Technologies: How Do On-Chip Networks Evolve?
WEDNESDAY - July 29, 4:30pm - 6:00pm / Room: 125

Robust Analog System Design
WEDNESDAY - July 29, 4:30pm - 6:00pm / Room: 124

Embedded System Design for Low Power
THURSDAY - July 30, 9:00am - 11:00am / Room: 123

Hardware Authentication, Characterization and Trusted Design
THURSDAY - July 30, 9:00am - 11:00am / Room: 130

Targeted Test and Diagnosis
THURSDAY - July 30, 9:00am - 11:00am / Room: 125

Challenges of Memory-Aware Design for Embedded Systems
THURSDAY - July 30, 9:00am - 11:00am / Room: 124

Parasitic Extraction in the Face of Process Variability
THURSDAY - July 30, 2:00pm - 4:00pm / Room: 133

Scheduling, Allocation and Reliability
THURSDAY - July 30, 2:00pm - 4:00pm / Room: 123

Network-On-Chip Advances for Power, Reliability and the Memory Bottleneck
THURSDAY - July 30, 2:00pm - 4:00pm / Room: 130

Leveraging Parallelism in FPGAs and Multicore Systems
THURSDAY - July 30, 2:00pm - 4:00pm / Room: 125

Space and Time Management in Embedded Applications
THURSDAY - July 30, 2:00pm - 4:00pm / Room: 124

How to Improve Your Memory
THURSDAY - July 30, 4:30pm - 6:00pm / Room: 123

Scheduling in Time and Space
THURSDAY - July 30, 4:30pm - 6:00pm / Room: 130

Heuristic Approaches to Hardware Optimization
THURSDAY - July 30, 4:30pm - 6:00pm / Room: 125

Model Order Reduction Techniques and Applications
THURSDAY - July 30, 4:30pm - 6:00pm / Room: 124

IEEE Solid State Circuits Society Electronic Design Automation Consortium CEDA - IEEE Council on Electronic Design Automation SIGDA Special Interest Group - Design Automation