DAC 2010
ANAHEIM JUNE 13-18
blog
/
register for dac
/
login
/
contact
Follow Us
DAC 2010
Knowledge Center
DAC Archives
Students & Universities
News
About DAC
Home
/
DAC Archives
DAC
Archive
46th DAC (2009)
45th DAC (2008)
44th DAC (2007)
43rd DAC (2006)
42nd DAC (2005)
41st DAC (2004)
40th DAC (2003)
39th DAC (2002)
38th DAC (2001)
Pre-38th DAC
Presented by - Fidus Systems Inc. - Passive Eye Openers
MONDAY - July 27,
10:30am - 11:00am / ICDC Stage - North Hall
Presented by - Cambridge Analog Technologies - Ultra-Low Power ADC and Precision PLL
MONDAY - July 27,
11:00am - 11:30am / ICDC Stage - North Hall
Presented by - Epoch Microelectronics - Modeling and Simulation of an All Digital Phase Locked Loop
MONDAY - July 27,
11:30am - 12:00pm / ICDC Stage - North Hall
Will Interoperable PDKs Fly in a Stodgy Analog World?
TUESDAY - July 28,
3:30pm - 4:15pm / Booth #1928
ADDITIONAL MEETING: MDA's Formalized AMS Design & Reuse Platform - DAC Breakfast Presentation
WEDNESDAY - July 29,
8:00am - 9:00am / 250/262
Analog/RF Simulation and Statistical Modeling
WEDNESDAY - July 29,
9:00am - 11:00am / Room: 125
The AMS Revival: Bipolar Thinking?
WEDNESDAY - July 29,
3:00pm - 3:45pm / Booth #1928
Guess, Solder, Measure, Repeat – How Do I Get My Mixed-Signal Chip Right?
WEDNESDAY - July 29,
4:30pm - 6:00pm / Room: 131
Robust Analog System Design
WEDNESDAY - July 29,
4:30pm - 6:00pm / Room: 124
Advances in Analog and Mixed-Signal Design
THURSDAY - July 30,
4:30pm - 6:00pm / Room: 132
TECHNICAL PROGRAM
Keynotes
Keynote Panel
Special Plenary Panel
Regular Sessions
Panels
Special Sessions
USER TRACK
User Track
TUTORIALS
Monday Tutorials
Friday Tutorials
SPECIAL OFFERINGS
Management Day
Pavilion Panels
Exhibitor Forum
IC Design Central
Partner Pavilion
WORKSHOPS & COLOCATED
Workshops
Colocated Events
BY TOPIC AREA
Analog/Mixed-Signal/RF Design
Business
Business and Technology
DFM
Emerging Technologies
General Interest
Green Technology
Interconnect and Reliability
Low-Power Design
Physical Design
Synthesis and FPGA
System-Level and Embedded
Verification and Test
User Track
©2010 ACM/EDAC/IEEE Design Automation Conference. All rights reserved.
contact
/
privacy policy
/
feedback
/
sitemap