DAC 2010
ANAHEIM JUNE 13-18
blog
/
register for dac
/
login
/
contact
Follow Us
DAC 2010
Knowledge Center
DAC Archives
Students & Universities
News
About DAC
Home
/
DAC Archives
DAC
Archive
46th DAC (2009)
45th DAC (2008)
44th DAC (2007)
43rd DAC (2006)
42nd DAC (2005)
41st DAC (2004)
40th DAC (2003)
39th DAC (2002)
38th DAC (2001)
Pre-38th DAC
High-level Synthesis: Back to the Future
SUNDAY - June 08,
8:30am - 5:30pm / 208A
Session 3: CAD for FPGA
TUESDAY - June 10,
10:30am - 12:00pm / 208AB
Session 23: Architectural and Precision Optimization in High-level Synthesis
WEDNESDAY - June 11,
9:00am - 11:00am / 210AB
Hogan’s Heroes - Behavioral Synthesis: Is That Light at the End of the Tunnel an Oncoming Train?
WEDNESDAY - June 11,
9:30am - 10:30am / Booth #364
Session 26: CMOS Gate Modeling for Timing, Noise, and Power: Rapidly Changing Paradigm
WEDNESDAY - June 11,
2:00pm - 4:00pm / 207ABC
Session 29: Advances in Sequential Optimization
WEDNESDAY - June 11,
2:00pm - 4:00pm / 210AB
Session 37: New Advances in Logic Synthesis
THURSDAY - June 12,
9:00am - 11:00am / 206AB
Session 43: Reconfigurable Architecture Optimizations
THURSDAY - June 12,
2:00pm - 4:00pm / 206AB
Session 54: Custom is from Mars and Synthesis from Venus
THURSDAY - June 12,
4:30pm - 6:00pm / 210CD
AT-A-GLANCE
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
TECHNICAL PROGRAM
Keynotes
Regular Sessions
Panels
iDesign
Special Sessions
Monday Tutorials
Friday Tutorials
SPECIAL OFFERINGS
Pavilion Panels
Exhibitor Forum
Wireless Theme
Management Day
WORKSHOPS
NEW!! 14 Workshops!
7 Collocated Events
HANDS-ON TUTORIALS
Embedding IP
BY TOPIC AREA
Analog/Mixed-Signal/RF
Business
DFM
Interconnect & Reliability
Low Power Design
New & Emerging
Physical Design
Special Interest to Designers
Strictly Design
Synthesis & FPGA
System & Embedded
Verification & Test
Wireless
©2010 ACM/EDAC/IEEE Design Automation Conference. All rights reserved.
contact
/
privacy policy
/
feedback
/
sitemap