forum
/
blog
/
register for dac
/
login
/
contact
Follow Us
DAC 2013
AUSTIN, TX | JUNE 2-6
DAC 2013
Exhibits
Knowledge Center
DAC Archives
Media Center
About DAC
DAC VIDEOS
Home
/
Knowledge Center
/
Front-end Topics
Front-end
Topics
General Topics
Front-end Topics
Back-end Topics
Embedded Systems & Software
Submission Guidelines
FAQs
Filter By Topic
-- All Topics --
Embedded System Design
System-Level (Co-)Design
Verification
Debug Limited No More: The Case for Debug Automation
Monday, June 6, 2011
By:
Andreas Veneris
/ Vennsa Technologies
Topic:
Front-End —
Sub-topic
: No Topic
Summary
Many recent independent surveys confirm that RTL debug takes as much as one third of the total design process. This means that verification engineers spend one third of their time understanding why failures occur, finding their root cause and fixing these problems. This bottleneck is caused by a variety of reasons, including design and verification complexity, but also because debugging tools have not evolved at the same pace as the complexity of the problem has increased in the past decade. Vennsa Technologies, supplier of automated functional verification debugging and error localization software, outlines the problem and explains ways it could be eliminated.
Download PDF
All front-end topics
{1}
##LOC[OK]##
{1}
##LOC[OK]##
##LOC[Cancel]##
{1}
##LOC[OK]##
##LOC[Cancel]##
© 2012 ACM/EDAC/IEEE Design Automation Conference. All rights reserved.
contact
/
privacy policy
/
feedback
/
sitemap
Website maintained by
MP Associates, Inc.