forum
/
blog
/
register for dac
/
login
/
contact
Follow Us
DAC 2013
AUSTIN, TX | JUNE 2-6
DAC 2013
Exhibits
Knowledge Center
DAC Archives
Media Center
About DAC
DAC VIDEOS
Home
/
Knowledge Center
/
Front-end Topics
Front-end
Topics
General Topics
Front-end Topics
Back-end Topics
Embedded Systems & Software
Submission Guidelines
FAQs
Filter By Topic
-- All Topics --
Embedded System Design
System-Level (Co-)Design
Verification
Verification Management Eases Those Re-spin Worries
Thursday, October 13, 2011
By:
Darron May
/ Mentor Graphics
Topic:
Front-End —
Sub-topic
: Verification
Summary
An effective verification management system requires technology to manage the process, tools and data. Such a system should be anchored in the verification plan, which in turn is closely linked to the design specification. And the verification management tool should enable electronic closure of the verification plan by providing tools that both reduce the volume of data and give deeper visibility and control. Questa's verification management delivers all this in an environment that is modular, flexible and open. But perhaps its most attractive feature is that its various capabilities are assembled with one overarching goal in mind: to give IC design teams the best chance of producing silicon right the first time.
Download PDF
All front-end topics
{1}
##LOC[OK]##
{1}
##LOC[OK]##
##LOC[Cancel]##
{1}
##LOC[OK]##
##LOC[Cancel]##
© 2012 ACM/EDAC/IEEE Design Automation Conference. All rights reserved.
contact
/
privacy policy
/
feedback
/
sitemap
Website maintained by
MP Associates, Inc.