Follow Us
DAC 2013 AUSTIN, TX | JUNE 2-6

Front-end Topics

Filter By Topic     

The Formal Verification of Design Constraints

Wednesday, April 11, 2012
By: Ajay Daga / Fishtail Design Automation
Topic: Front-End — Sub-topic: Verification

Summary

There are two approaches to the verification of design constraints: formal verification and structural analysis. Structural analysis refers to the type of analysis performed by a static timing tool where timing paths either exist or not based on constant settings and constant propagation. Formal verification, on the other hand, establishes the condition under which a timing path exists based on the propagation requirements for the path. Structural analysis is fast because it is simple. Formal verification, however, is more complete and less noisy. Formal verification allows engineers to guarantee that their design is safe from silicon issues that result from an incorrect constraint specification. Structural analysis cannot make this claim because it cannot independently establish the correctness of a variety of design constraints.

Download PDF



All front-end topics

Design Automation Conference Sponsors IEEE Solid State Circuits Society Electronic Design Automation Consortium CEDA - IEEE Council on Electronic Design Automation SIGDA Special Interest Group - Design Automation