forum
/
blog
/
register for dac
/
login
/
contact
Follow Us
DAC 2013
AUSTIN, TX | JUNE 2-6
DAC 2013
Exhibits
Knowledge Center
DAC Archives
Media Center
About DAC
DAC VIDEOS
Home
/
Knowledge Center
/
Front-end Topics
Front-end
Topics
General Topics
Front-end Topics
Back-end Topics
Embedded Systems & Software
Submission Guidelines
FAQs
Filter By Topic
-- All Topics --
Embedded System Design
System-Level (Co-)Design
Verification
The Formal Verification of Design Constraints
Wednesday, April 11, 2012
By:
Ajay Daga
/ Fishtail Design Automation
Topic:
Front-End —
Sub-topic
: Verification
Summary
There are two approaches to the verification of design constraints: formal verification and structural analysis. Structural analysis refers to the type of analysis performed by a static timing tool where timing paths either exist or not based on constant settings and constant propagation. Formal verification, on the other hand, establishes the condition under which a timing path exists based on the propagation requirements for the path. Structural analysis is fast because it is simple. Formal verification, however, is more complete and less noisy. Formal verification allows engineers to guarantee that their design is safe from silicon issues that result from an incorrect constraint specification. Structural analysis cannot make this claim because it cannot independently establish the correctness of a variety of design constraints.
Download PDF
All front-end topics
{1}
##LOC[OK]##
{1}
##LOC[OK]##
##LOC[Cancel]##
{1}
##LOC[OK]##
##LOC[Cancel]##
© 2012 ACM/EDAC/IEEE Design Automation Conference. All rights reserved.
contact
/
privacy policy
/
feedback
/
sitemap
Website maintained by
MP Associates, Inc.