Skip to main content

Late Breaking Results Submissions

DAC is adding a new Late-Breaking-Results (LBR) submission category. LBR provides authors an opportunity to announce new findings that were not available during DAC’s regular paper submission process.

LBR broadly covers all seven technical categories at DAC: (1) automotive electronics design and design automation, (2) design of electronics and systems, (3) embedded systems and software, (4) electronics design automation, (5) Internet of Things, (6) machine learning and artificial intelligence, and (7) security and privacy. Authors should submit a one-page summary describing the motivation, the proposed approach, and the significant findings. The summary should emphasize the technical novelty of the work and demonstrate its feasibility and efficacy by experimental results. To facilitate blind review, no author information should be disclosed on the one-page summary.

Prospective authors are invited to submit a late breaking results (LBR) paper (2 pages, two-column format) describing original work. LBR papers should cover new research in any area relevant to the normal paper submission for DAC. Sufficient work must have been completed to indicate viability of the work, but by their nature LBR papers typically outline new and exciting results. Papers must use the template provided on the DAC web site. Accepted LBR submissions will be presented at a poster session where the LBR poster presenters will showcase their work and get timely feedback from professionals including academia, EDA industries, designers, and makers. At least one author must be present at the poster session. Publication in IEEE Xplore is contingent on registration for the conference and presentation at the poster session.

SUBMISSION FORMAT

Prospective authors are invited to submit a LBR paper (2 pages, two-column format) describing original work. Submissions that are accepted to the LBR program are required to have one author register to the conference and present a poster in the DAC LBR session. LBR does not encourage resubmission of papers rejected at other venues. If a paper is submitted to LBR, after an earlier version has been rejected, the authors should disclose major innovations or breakthroughs to earlier submissions. No duplicate or concurrent submissions are allowed.

Authors are responsible for ensuring that their manuscript meets the submission guidelines.

LBR submissions require the following:

Title
List of all co-authors (including Affiliation, City, State, Country, and Email for each person)
A 100-word abstract

Authors are responsible for ensuring that their manuscript meets the submission guidelines. There will be no re-submissions to correct any issues.

SUBMISSION TIMELINE

Submission Opens - January 14, 2019, 5:00PM (MST), (-7:00 GMT)
Manuscript Deadline - March 7, 2019, 5:00PM (MST), (-7:00 GMT)
Notification of Acceptance - March 21, 2019
Confirmation Forms Due - March 28, 2019, 5:00PM (MST), (-7:00 GMT)
Copyright Forms Due - April 4, 2019, 5:00PM (MST), (-7:00 GMT)
Final Papers Due - April 4, 2019, 5:00PM (MST), (-7:00 GMT)

Submission Rules

Submitter must enter names, affiliations, city, state, country and email address of ALL co-authors. The addition of new co-authors will not be permitted after March 7, 2019.
DO NOT identify the author(s) by their name(s) or affiliation(s) anywhere on the manuscript or abstract, with all references to the author(s)’ own previous work or affiliations in the bibliographic citations being in the third person. Avoid the use of “omitted for blind review” in the bibliography section.
The manuscript must be within 2 pages, double-columned, 9 or 10-pt font, in PDF format only, and be a readable file.
Title should start with “Late Breaking Results:”
The manuscript should focus on the contributions in these two pages and limit background and related work to the most essential.
An author of each accepted LBR submission is required to:
- Produce a poster following the instructions provided.
- Sign and submit a Rights and Release form.
In addition:
One co-author on the presentation is required to pay the $510 Speaker Registration Fee.
The speaker must present the poster at the conference.

Copyright Information

All LBR presentations that are accepted to DAC will be required by ACM to sign an Rights and Release form. Please note that paper copyright forms are no longer accepted and ACM does not accept any addendum to their forms.

The Rights and Release form will be sent to accepted authors electronically, and authors will be required to complete an electronic version of one of three available form options through the ACM submission system in order to participate in the conference.

ACM’s Publishing Policy can be found here and the Author Rights page can be found here.

Any issues/questions authors have regarding the copyright form or ACM Policy may be addressed to ACM.

Submission Categories

Authors of LBR poster submissions are required to specify a category from the list below. Authors of submissions that cover cross-cutting topics (e.g. low-power, multi-core architecture, 3-D, emerging technologies, IoT, etc.) should select a category that is closest to the essential contribution of the submission. Your selection should be based on the consideration of which expertise group of people would better review your submissions.

AUTONOMOUS SYSTEMS

AS1 Autonomous Systems Design Tools and Methodologies
AS2 Autonomous Systems Architectures
AS3 Autonomous Systems Safety and Reliability

DESIGN

DES1. Design of Cyber-physical Systems and IoT

DES1.1 Cyber-physical systems and Internet-of-Things (IoT) platforms
DES 1.2 Low-power and energy-efficient design techniques for IoT
DES1.3 Partitioned Edge/hub/cloud processing
DES1.4 Dependable and safety-critical embedded system design
DES1.5 Networking and storage system design
DES1.6 Advanced wireless communication system design

DES2. SoC, Heterogeneous, and Accelerator Architectures

DES2.1 Architectures for stochastic, statistical and approximate computing
DES2.2 SoC and heterogeneous multi- and many-core architectures
DES2.3 Run-time and design-time reconfigurable processor architectures

DES3. Machine Learning and Artifical Intelligence Architectures

DES3.1 Architectures for machine learning and artificial intelligence
DES3.2 Hardware for large-scale data analytics and processing

DES4. Emerging models of computation

DES4.1 Biologically-based or biologically-inspired computing systems
DES4.2 Design automation for system & synthetic biology
DES4.3 Neuromorphic and brain-inspired computing
DES4.4 Quantum computing

DES5. Digital and Analog Circuits

DES5.1 2.5-D and 3-D integrated circuit designs
DES5.2 Clock network and interconnect designs
DES5.3 Low-power and energy-efficient digital circuits
DES5.4 Analog, mixed-signal and RF circuits
DES5.5 Circuits for advanced wireless communication
DES5.6 Memory design

DES6. Emerging Device Technologies

DES6.1 New transistor structures, beyond-CMOS devices (e.g., steep-slope devices, spintronics), and new process technologies
DES6.2 Nanotechnologies, nanowires, nanotubes
DES6.3 Emerging non-volatile memory devices

EDA

EDA1. System-on-Chip Design Methodology

EDA1.1 System-on-Chip (SoC) specification, modeling, analysis, simulation, and verification
EDA1.2 Application-specific processor design tools
EDA1.3 Design tools for accelerator-rich architectures and heterogeneous multi-cores
EDA1.4 Tools for reconfigurable computing
EDA1.5 HW/SW co-design, interface synthesis, and co-verification
EDA1.6 System-level methods for reliability and aging

EDA2. In-Package and On-Chip Communication and Networks-on-Chip

EDA2.1 Communication architecture modeling and analysis
EDA2.2 Synthesis and optimization of communication architectures
EDA2.3 NoC architectures and design methodologies
EDA2.4 Communication architectures using alternative technologies (e.g., nanophotonics, RF, 3D, etc.)

EDA3. Cross-Layer Power Analysis and Low-Power Design

EDA3.1 System-level low-power design analysis and management
EDA3.2 Architectural power reduction techniques and analysis tools
EDA3.3 Low-power circuit design methods and tools
EDA3.4 System-level and architectural thermal analysis and management

EDA4. RTL/Logic Level and High-level Synthesis

EDA4.1 Combinational, sequential and asynchronous logic synthesis
EDA4.2 Technology mapping, cell-based design and optimization
EDA4.3 High-level, behavioral, algorithmic, and architectural synthesis, “C” to gates tools and methods
EDA4.4 Synthesis for FPGAs
EDA4.5 Synthesis for circuits in emerging device technologies

EDA5. Analog Design, Simulation, Verification and Test

EDA5.1 Analog, mixed-signal, and RF design methodologies
EDA5.2 Automated synthesis and optimization of analog designs
EDA5.3 Analog, mixed-signal, RF, electromagnetic, substrate noise modeling and simulation
EDA5.4 Model order reduction techniques for analog/RF designs

EDA6. Digital Design, Timing and Simulation

EDA6.1 Timing analysis and simulation/delay modeling
EDA6.2 Power/signal integrity analysis and simulation
EDA6.3 Process technology modeling
EDA6.4 Circuit- and gate-level power/thermal analysis

EDA7. Physical Design and Verification, Lithography and DFM

EDA7.1 Floorplanning, partitioning, placement
EDA7.2 Interconnect and clock network planning and synthesis
EDA7.3 Cross-layer placement and routing optimization for timing/power/yield
EDA7.4 Post-Layout and post-silicon optimizations
EDA7.5 Physical design of 3-D integrated circuits
EDA7.6 Reticle enhancement, lithography-related design optimizations and design rule checking
EDA7.7 Design for manufacturability, yield, defect tolerance, cost issues, and DFM impact
EDA7.8 Device-, circuit- and gate-level techniques for reliability (e.g.: manufacturing variations, aging, etc.)

EDA8. Design Verification and Validation

EDA8.1 Functional and transaction-level modeling and validation, coverage and test generation for hardware and embedded systems
EDA 8.2 Emulation and hardware acceleration
EDA8.3 Formal and semi-formal verification and verification technologies
EDA8.4 Verification of firmware, software, and hybrid hardware/software systems
EDA8.5 Machine learning techniques for verification
EDA8.6 Post-silicon design validation and debug
EDA8.7 Validation of cognitive and debug

EDA9. Manufacturing Test and Reliability

EDA9.1 Fault modeling, ATPG, DFT, BIST, compression
EDA9.2 Memory, FPGA and emerging technology test and reliability
EDA9.3 SoC, board- and system-level test
EDA9.4 Post-silicon test and defect diagnosis
EDA9.5 Analog/mixed-signal/RF verification and test
EDA9.6 Noise, aging induced delays, and reliability analysis

ESS

ESS1. Embedded Software

ESS1.1 Embedded software verification methodologies
ESS1.2 Embedded operating systems, middleware, runtime support, resource management, and virtual machines
ESS1.3 Software techniques for multicores, GPUs, and multithreaded embedded architectures
ESS1.4 Compilation strategies, code transformation and parallelization techniques for embedded systems
ESS1.5 Domain-specific embedded libraries (e.g., for machine learning)
ESS1.6 Embedded Software Development Case Studies (e.g., ANDROID development, ARM-based systems, etc.)

ESS2. Embedded System (beyond chip) Design Methodologies

ESS2.1 Embedded system specification, virtual prototyping and simulation
ESS2.2 Embedded system synthesis and optimization
ESS2.3 Analysis of embedded system QoS metrics - performance, battery life, reliability, etc.
ESS2.4 Design methodologies for self-aware, self-adaptive and autonomous embedded systems
ESS2.5 Design methodology for mobile, wearable and Internet of Things devices

ESS3. Embedded Memory, Storage and Networking

ESS3.1 On-chip memory architectures and management: Scratchpads, compiler controlled memories, etc.
ESS3.2 Embedded storage systems organization and management
ESS3.3 Memory and Storage hierarchies with emerging memory technologies

ESS4. Near-Memory and In-Memory Computing

ESS4.1 Memory architecture and management for emerging memory technologies
ESS4.2 Data reorgainzation engines

ESS5 Time-Critical System Design

ESS5.1 Real-time analysis and tool flows
ESS5.2 WCET methods and tools for embedded hardware/software systems
ESS5.3 Mixed-Criticality system design

IoT

DAC welcomes all papers related to IoT. Depending on the specific topic of the paper, when submitting, submissions should be categorized accordingly i.e. EDA (related to tools and design methodologies), Design (related to accelerating neural networks, etc.)

DES1.1 Cyber-physical systems and Internet-of-Things (IoT) platforms
ESS2.5 Design methodology for mobile, wearable and Internet of Things devices
SEC2.3 Cyber-physical systems and IoT security

MACHINE LEARNING/AI

DAC welcomes all papers related to Machine Learning and AI. Depending on the specific topic of the paper, when submitting, submissions should be categorized accordingly i.e. EDA (related to tools and design methodologies), Design (related to accelerating neural networks, etc.)

EDA8.5 Machine learning techniques for verification
EDA8.7 Validation of cognitive systems
ESS1.5 Domain-specific embedded libraries (e.g., for machine learning)
DES2.2 Architectures for machine learning and artificial intelligence
DES2.3 Hardware for large-scale data analytics and processing
DES3.3 Neuromorphic and brain-inspired computing
SEC2.6 Security vulnerabilities in artificial intelligence

SECURITY/PRIVACY

SEC1. Hardware Security

SEC1.1 Hardware security primitives for cryptography, key generation, and authentication
SEC1.2 Hardware-enabled side-channel attacks and defenses
SEC1.3 Trusted IP and system-on-chip (SoC) design and manufacturing
SEC1.4 Emerging technologies (Nanoscale devices, 3D, etc.) and security
SEC1.5 Hardware security verification, validation and test
SEC1.6 Hardware supply chain protection and anti-counterfeiting
SEC1.7 Reverse engineering and hardware obfuscation

SEC2. Embedded and Cross-Layer Security

SEC2.1 Embedded software and system-level techniques for security
SEC2.2 Architectural support for software and embedded systems security
SEC2.3 Cyber-physical systems and IoT security
SEC2.4 Embedded security: metrics, models, verification and validation
SEC2.5 Machine learning for cyber defense
SEC2.6 Security vulnerabilities in artificial intelligence

REVIEW AND SELECTION PROCESS

The papers are peer-reviewed and will be published as is after acceptance. NO CHANGES ARE ALLOWED.
DAC will still ensure that there are no conflicts of interest between authors and reviewers.

Submission Deadline

March 7, 2019, 5:00PM (MST), (-7:00 GMT)

CHAIR Information

Harry Foster
Technical Program Chair
Email

Submission Site Questions

Callie Koble
Events Coordinator
Email