SmartDV Adds Support for Verilator Open Source HDL Verilog Simulator